Academic Commons

Articles

Synthesis and Optimization of Pipelined Packet Processors

Soviani, Cristian; Hadzic, Ilija; Edwards, Stephen A.

We consider pipelined architectures of packet processors consisting of a sequence of simple packet-processing modules interconnected by first-in first-out buffers. We propose a new model for describing their function, an automated synthesis technique that generates efficient hardware for them, and an algorithm for computing minimum buffer sizes that allow such pipelines to achieve their maximum throughput. Our functional model provides a level of abstraction familiar to a network protocol designer; in particular, it does not require knowledge of register-transfer-level hardware design. Our synthesis tool implements the specified function in a sequential circuit that processes packet data a word at a time. Finally, our analysis technique computes the maximum throughput possible from the modules and then determines the smallest buffers that can achieve it. Experimental results conducted on industrial-strength examples suggest that our techniques are practical. Our synthesis algorithm can generate circuits that achieve 40 Gb/s on field-programmable gate arrays, equal to state-of-the-art manual implementations, and our buffer-sizing algorithm has a practically short runtime. Together, our techniques make it easier to quickly develop and deploy high-speed network switches.

Subjects

Files

Also Published In

Title
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
DOI
https://doi.org/10.1109/TCAD.2008.2009168

More About This Work

Academic Units
Computer Science
Published Here
August 24, 2011