Reconciling Repeatable Timing with Pipelining and Memory Hierarchy
This paper argues that repeatable timing is more important and more achievable than predictable timing. It describes microarchitecture approaches to pipelining and memory hierarchy that deliver repeatable timing and promise comparable or better performance compared to established techniques. Specifically, threads are interleaved in a pipeline to eliminate pipeline hazards, and a hierarchical memory architecture is outlined that hides memory latencies.
- edwards2009reconciling.pdf application/pdf 84.2 KB Download File
More About This Work
- Academic Units
- Computer Science
- Published Here
- August 23, 2011
Workshop on Reconciling Performance with Predictability, October 15, 2009.