Academic Commons

Articles

A Disruptive Computer Design Idea: Architectures with Repeatable Timing

Edwards, Stephen A.; Kim, Sungjun; Lee, Edward A.; Liu, Isaac; Patel, Hiren D.; Schoeberl, Martin

This paper argues that repeatable timing is more important and more achievable than predictable timing. It describes microarchitecture approaches to pipelining and memory hierarchy that deliver repeatable timing and promise comparable or better performance compared to established techniques. Specifically, threads are interleaved in a pipeline to eliminate pipeline hazards, and a hierarchical memory architecture is outlined that hides memory latencies.

Subjects

Files

Also Published In

Title
2009 IEEE International Conference on Computer Design
Publisher
IEEE Service Center
DOI
https://doi.org/10.1109/ICCD.2009.5413177

More About This Work

Academic Units
Computer Science
Published Here
August 23, 2011