Logic Level and Fault Simulation on the Rp3 Parallel Processor

Unger, Stephen

Logic level simulation for circuits of the sizes currently being designed is indeed a formidable computational task. Chips are being but it today containing over a million gates, with storage elements and RAMs. Ordinary logic simulation of systems of this size can take many hours of computation time on the fastest computers. Fault simulation for such large chips, is out of the question for anything but the largest supercomputer. Certainly this is a task justifying the use of parallel processing.



More About This Work

Academic Units
Computer Science
Department of Computer Science, Columbia University
Columbia University Computer Science Technical Reports, CUCS-479-89
Published Here
January 11, 2012