Theses Doctoral

Use of Monotonic Static Logic in Scaled, Leaky CMOS Technologies

Irez, Kagan

This dissertation explores the characteristics of Monotonic-Static CMOS and its potential applications in leakage reduction in ultra scaled Bulk-Si technology with significant gate leakage currents. Using test circuits consisting of different configurations of 16-bit lookahead adders, we performed a comparison among static, monotonic static and domino logic in terms of various properties including power, delay, noise margin and area. Comparisons were done over a wide range of possible transistor widths to fully characterize the tradeoffs for each circuit type. Experimental results show that MS-CMOS has potential advantages in some situations in terms of stand-by power, evaluation speed and noise margin in such a technology.


  • thumnail for Irez_columbia_0054D_12797.pdf Irez_columbia_0054D_12797.pdf application/pdf 1.62 MB Download File

More About This Work

Academic Units
Electrical Engineering
Thesis Advisors
Zukowski, Charles A.
Ph.D., Columbia University
Published Here
June 16, 2015